This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

((5) 日本国際共作() P)

m公開特許公報 (A)

(1)) 具界出版公配 6 号

特開平8-125066

(())公帐日 年成2年 (1996) SA17日

(SI) IAF CI. *

互制配号 作用复度器号

FΙ

压紧在东西斯

HOIF 13/13

23/21

4 6921-4E

HOIL 23/12

審監禁法 未禁法 非法項の数4 FD (全7里)

(11)出位64

MM#6-284536

(22) 比篇 8

平成6年(1994)10月26日

(71)出版人 000002897

大日本印料株式会社

医双截矫窄区市省加京町一丁章 1 章 1 号

(72)充明者 八木 岩

复京包新度区市省区复约一个日1819

大日本印刷器式会社内

(73)兒朝春 森田 连基

医双位新森区市多加贝町一丁8.1.4.1.5


大日本印刷的女会社内


(74)代智人 务理士 小哲 拨英

(54) 【見明の名称】指揮制止型半年年以底とそれに用いられるリードフレーム。及び指揮対止型半年年以前を設定の製造方法

(\$7) (田田)

(目的) 芝なる智賀対止型半端は京都の本集技化。本板能化が求められている中、半端体制型パッケージサイズにおけるテップの占有をモ上げ、半線体制能の小型化に対応させ、共同に従来のTSOP等の小型パッケージに開発であった芝なる多ピン化を実装した製質的止型半額体制型を提供する。





【はだけぶらん色】

。 (按求项 1) - 半米化生子の双子のの正に、半点化生子 の電子と電気的に結構するための内を双子針と、半点は 菓子の菓子町の匠へ正交してた肌へと向くた肌包持への 住民のための外部電子部と、飛起内部電子製と外は電子 越とを連稿する状況リード応とを一体としたリード起を 在名間、絶縁は早初層を介して、此者して以けており。 - 且つ。回路基底等への大名のための半田からなる方面会 極を利記は飲めをリードのが記憶子配に延ねさせ、少な - くとも前記中田からなるがおも花の一貫は年春ピより外。10、外宮は子紅面に平田からなる外部急権を打撃する工作。 部に高出させてほけていることを共化とする世界別止意 丰诚体 2 图。

【建水理2】 ・ 建水度1において、半歳井泉子の以子は 単級体を子の双子匠の一丸の辺の耳中心似身上にそって 配置されており、リードがは九女のは子を及びように対 内し向記一対の辺にないなけられていることを外径とす 多世界对止型半进体负点。

【経球項3】 単名は至子のロチと電気的にお易するた めの内部双子部と、力部区など性及するための方式双子 部と、前足内型電子部と外質電子部とも選及する作品リー16 一ド郎とを一体とし、以力能は子配を、住民リード型を 介して、リードフレーム医から区交する一方向側に交出 をせ、対向し先は部内士で連結部を介しては成する一対 り内部電子部を攻撃だけており、立つ、る力を電子量の 小師で、 迂吹リード郎と連ねし、一年として全年を森得 『る外轮感を設けていることをMむとするリードフレー

【群求項4】 単選体気子の菓子釟の面に、単選体象子 1 稿子と考点的に基礎するための内を菓子群と、本語体 子の祖子街の面へ直交してお慕へと向くお記回篇への 10 親のための外盤以下部と、非足内部は子製と外部量子 とも選結するほぼリード部とも一年としたな世のリー 鮮とを、 心縁性単れ度を介して、 世早して及けてお . 旦つ。回路基ゼ年への其長のための半田からなるガ 電腦を収記技数のもリードの外部以子部に直接をせ、 なくとも母記半田からなる外部包括の一貫は智慧部よ 外部に高出させて及けている智慧対止型半端体を置め 2方差であって、少なくとも、(人)エッテング加工 で、単導体供子の電子と写真的にお菓子もための内部 予部と、外部回答と推議するための外部総子部と、収 (1) 7部銀子部と外部は午部とも選挙する技術リード的と - 体とし、双外部に子似そ、な反り一ドのモカして、 - ドフレーム面から反交する一方内肌に戻出させ、オ - 先級部門士で連絡住宅介しては戻する一爿の内部県 『毛柱在駅けており、且つ、それ事業子気の方象で、 3.リード群と連絡し、一年として全年モダルする力や 及けているリードフレームモルロナる工法。(8) 1リードフレームの外製菓子製剤でない節(富品)に : 特を設け、打ちはき金型により、対応する内閣電子

けられた地景化とそれちはま、リートフレームの代をは かれた気分が平台はまデの第三部にくろようにして、 丸 記憶単れを打して、リートフレーム2mを三点は菓子へ 反似する工程。(C)リードフレームの方向民を含む不 星の配分を打ちばさき勿によりの試料五下らご性、 (D) 年級化忠子の電子部と、切断されて、その化多子

へ信引された内包は子郎の先輩就ともワイナポンディン グしたほに、展路によりた区界子製匠のみそればに兵出 ラサマタはを封止する工程。 (E) 収記の制に収出した とも含むことを中国とする年度対比数半点は3位のなる 万亿.

(見明の打線な医療)

100011

【蔵倉上の利用分針】本民味は、半点なま子をなどする 御舞針止型の半点は衣は(ブラステックパッケージ)に 終し、特に、実は正成を由上させ、まつ、多ピン化にガ 応でもう半温が装置とその製造方法に成てる。

[0002]

【従来のは名】近年、平謀弁民団は、不具権化、小型化 住前の選歩と電子推奨の単位軟化と程序だ小化の傾向 (角度) から、LSIのASICに代与されるように、 ま丁ま丁本集化化、本統的化化なってきている。これに 伴い。リードフレームモ無いた対比型の中華は8年プラ ステックパッケージにおいても、その無兄のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.さく ヒ f ませ) のような世医実装型のパッケージモ 程で、TSOP (Tin Small Outline Package) の研究による形型化モ主母としたパ ッケージの小変化へ、さらにはパッケージ内容の3次元 化によるチップな的効果由上を目的としたしOC(Le ad On Chip) の鉄道へと建成してeた。しか し、御蘇封止型単端体制度パッケージには、本負技化、 本自島化とともに、夏に一層の多ピン化、層型化、小型 化が求めらており、上記賞乗のパッケージにおいてもテ ップ外属部分のリードの引き回しがあるため、パッテー ジの小型化に維界が見えてきた。また、TSOPBの小 型パッケージにおいては、リードの引き回し、ピンピッ テからタピン化に対しても取れが見えてきた。

【発明が解放しようとする異数】上記のように、異なる 複数針正型半点体量数の高無核化、存储核化が求められ ており、新年対比型年級は営業パッケージの一層の多と ン化。産製化、小製化が求められている。本見明は、こ のような状況のもと、年端存在世パッケージサイズにお けるテップの占有本を上げ、中温は気度の小型化に対応 させ、国第高級への実象高度を低級できる。部ち、国路 基底への実施を吹き向上させることができる旨程料止力 士を接続する遺紀部とは正規部に対応する反義に立っは、中級作品区を投票しようとするものである。また、内性

に収息のTSOP等の小型パッケージに密発であった更なる多ピン化を実現しようとするものである。

100041

【はMを解析するための手段】本見紙の複雑対止要する 体展量は、年頃体系子の粒子側の面に、半直体素子の識 子と写気的に延旋するための内部電子部と、半途体景子 の菓子町の面へ正交して外部へと同く外部色質への推定 のための外部後子群と、前記内部総子部と外部総子部と モ運殺する技成リード部とそー体とした社会のリード部 とで、絶跡は君材産を介して、郡撃して立けており、且 つ。但彗基は与への女女のための本田からなるか女名氏 を刷足な女の古リードの力をは子がに正確させ、少なく とも氏記年田からなる外質を包の一部は保険をより外部 に点出をせて立けていることを背景とするものである。 内。上記において、内容電子器と外部電子器とモー株と した双数のリード部の配列を中枢ロネ子の電子側面上に 二次元的に配列し、九郎党住町モギ田ボールにて形成す SCEELDBOA (Ball Crid Arra y) タイプの推辞針止型半端4基準とすることもでき 8.

【0005】そして、上記において、本篇体象子の菓子 は半端体表子の維子面の一対の辺の時中心を禁止にそっ て記憶されており、リード部は営業の紹子を決ひように 対向し飛起一対の辺に沿い立けられていることを外離と するものである。また、ま兄弟のリードフレームは、誠 韓針止収率場件以世州のリードフレームであって、 半年 体菓子の菓子と電気的に発展するための内部菓子群と、 外部国際と世紀するための外部電子製と、和記内製電子 部と外部は子部とを連結するほぼリード群とモー体と し、試が基準予算を、接続リード部を介して、リードフ 30 レーム部から観交する一方向側に突出させ、対向し気管 部開士で連絡部を介して技技する一対の内が位于第七次 敵政けており、 息つ、 ちが部場子部のが例で、 は成り一 ド部と遅なし、一体として全体を保持するかの部を設け ていることを共産とするものである。角、上足リードフ レームにおいて、内部電子製と力部電子製とそれを選ば する弦紋リード部とモー体とした最みを放射リードフレ 一ム部に二次元的に配列するしておばすることにより8 GA (Ball Grid Array) 9470 MR 対止型半端体な産用のリードフレームとすることもでき ()

足を色からなられるで低の一度に変換がようらればいる。 させて低けている制度力止急を展れ来業の料え方はです って、少なくとも、(A)エッチング加工にで、 年 歳 ti ま子のオ子と考系的にははてうための内部電子部と、 ち 部国第と歴現するための外配理子部と、 和足内部数子部 と外肌は子供とを選択する方式リード配とを一年とし、 盆の鮮森子郎 ぞ、草皮リード就も介して、 リードフレー ム都から正文する一万円的に兵出させ、 万円 し元 家献局 主て選及器を介しては戻する一月の内 起放子 町 を花 島 ご けており、且つ、もれまぷ子似のおれて、 はポリート 紅 と連絡し、一体として全身も保持する力に成を忘りてい ろりードフレームモルミナる工士。(B) 粒足リードフ レームの外部は子芸剣でない節(新聞) に結合 はを 段 け、打ちはを金型により、対向する内閣総子都開出を採 数する連絡部とは連絡単に対応する位置に設けられた地 中央とも打ち吐き、リードフレームの打ちほかれた配分 が申請は菓子の菓子葉にくるようにして、お兄は着 杉モ 介して、リードフレーム全体を平温はエテへ原数する工 権。(C)リードフレームの丸や部を含む不製の部分を 打ち区を全型により切断対当する工程。 (D) 半級体景 子の電子供と、切断されて、半温は黒子へな歌された内 盆曜子似の先は飲とモワイヤボンデイングしたほに、 網 雄により外部経子部をのみそ外部に意比させて全体を封 止する工程。(E) 数記がおに食出した外部株子部部に 半田からなるが便ಡを作りする工程。 とそさ ひことそ 特殊とするものである。

[0007]

【作用】本見明の推算好止変半導件基度は、上記のよう な状成にすることにより、半年は状度パッケージサイズ におけるチップのさままも上げ、中華女皇屋の小型化に 対応できるものとしている。即ち、半年弁女理の田特基 底への実象を技を延載し、田昌基製への実象を放 の向上 を可能としている。なしくは、内部電子製、外部電子製 とモー体とした対象のリード首を中華在京子部に 地 らっちゃかして目走し、お兄が暴発子がに半回からなる 外部電気がも遅延させていることより、名位の小型化モ 雑成している。そして、上記4日からなる外部電視部 を、卓容は京子面には平行な名で二次元的に記れてるこ とにより、甲基体製造の多ピン化を可能としている。 本 日からなる力量を延載を4日ボールとし、二次元的には ガロ電響を配押した場合にはBGAタイプとなり、 中 後年意義の多ピン化にも対応できる。また、上記におい で、申請体忠子の幾子が申請体忠子の能子器の一式の辺 の時中心部員上にそって記録され、リード部に被倒の城 子を禁ひように対向しれた一分の辺に沿い立けられてお り、疾患な根準とし、意思性に激した狭途としている。 本党勢のリードフレームは、上足のような妖妖にするこ とにより、上記状なり止型半年を包包の影響も可能とす ろものであるが、過ぎのリードフレームと異なのエッチ

とがてもら、本見経の世様だ止なするは名はの製化方法 は、上記リードフレームを思いて、リートフレームのか 武政子起列でない正(五正)に足及りを広げ、打ちはま 重要により、刀向する内部成子が向まを提及する選及器 とは連絡的に対応する位置に立けられた地質材とそれち **はき、リードフレームの打ちはかれた部分が半線体原子** の端子部にくるようにして、約之間単はモガして、リー ドフレーム全体モギ部体系子へ信載し、リードフレーム の外や紅を含む不多の包分を打ちはさま型によりの断性 みも少な半点に久正上に万七した。七兄以の、半点仏裏 屋の小型化が可能な、且つ、多ピン化が可能な新聞料止 型半導化基度の作賞を可能としている。

100081

【実施例】本見明の世段別止型キ毎年基度の実施例を以 下、回にそって取明する。日1(4)は工業を外帯なけ 止型半端体装置の断面数は区であり、殴 1 (b)は質値 の森後度である。国1中、100は無対打止変率温度集 度。101は中型は無子、102はリード点、102A 位内部双子型。1028以外式度子器、102C以及数 10 リード部、101人に双子県 (パッド部) 、103ほつ イヤ、104は絶縁性常材、10%は密度度、106は 半田(ペースト)からなる丹紅穹低である。本実施判据 羅封止 製半級 体禁症は、 ほどするリードフレームモ用い たもので、内部除干部102人、外部除干部1028モ 一体としたし干型のリード部102モ多数年30年31年37日 0.3 上に始後接着材 1.0 くそ介して搭載し、直つ、力部 独子部1028先に今田からなるが庶民任を形容郡10 5より丸似へ突出させて設けた。パッケージを住が料率 選体部長の面接に接当する形質対止型手帯体を呈てる。 り。回路高低へ広戦される点には、半田(ベースト)を 度解。国化して、外部電子第1028かの配便符と電気 的比较级之れる。本文范内积仅以止发中毒并且是以,是 1 (b) に示すように、平名のま子101の双子盤 (// ッド部)101Aは年曜休息子の中心はLほどろれ向し て2回づつ。中心はしに取って記載されており、リード 第1026、内部電子部102人が肩記電子部(パッド 益)に行った位置に半部体系子(0)の節の方列に中心 电电放み対向するように配載されている。 力配度予制] 0 2 B は内部電子数1 0 2 A からは戻り一ド数1 0 2 C を介して離れて位位し、ほぼ年年休息子の創匿までに誰 った位置で 半導化 医子面に 位欠する方向に、 圧放リード 102Cがし下に乗がり、外収録予据1028ほその先 ■に位置し、 牛属体象子の断に平行な面方向で一次元約 3配列をしている。かち、中心はしを挟み2れの力量率 ²舞102日の配列を放けている。そして、各力が以子 『仁蓮越させ、年田(ペースト)からなるガゴモ匠10 ・毛朝政略105よりがおに女出させて及けている。 1、絶縁原理材104としては、100gm年のポリイ F系の熱可型性移車取出M 1 2 7 C (日立化成份区分 10

と素) も思いたが、心には、シリコン変成ポリイミドリ TA1715(住まへ一クライトは式金は)や熱理化会 及复见HC52C0(医阴禁延旋式会址设置) 医放射性 げられる。上花実施のでは、平田ペーストからなるの話 含様であるが、 この部分は半色ボールに代えても良い。 商。本文集的報提到止数率退作な番組、上記のように、 パッケージ配在が数半点件名曲の正体に伸出する。面接 的に小型化されたパッケージであるが、かろカロについ ても、味)、0mm歩以下にすることができ、R忽も向 去することにより、内部は子とガロ双子を一件としたは、10 Mにほれてきるものである。本文場所においては力がな 甚至を、平成年度子の双子数(パッド質)に用い2別に 紀月したが、中温体象子の電子の位在モニ次元的に配置 し、内部県子郎と外部場子製との一体となった魅みを放 4、半端弁皇子の母子を制に二次元的に配押して存載す ることにより、中枢化量子の、一種の多ピン化に十分対 ETES.

【0009】女いで、士兄弟のリードフレームの玄英病 を思げ、包にもとづいて広帆する。 半実場的リードフレ 一ムは、上記実施鉄半線件名在に乗りられたものであ る。22 に支延例リードフレームの平底配も示すもの で、国2中、200はリードフレーム、201は六年章 子鄉。202ほ外部第千部、203は征款リード部、2 0.4は盆以部、2.0.5 は力や低である。リードフレーム は428全(Ni42%のFc8金)からなり、リード フレームのなさは、穴部属子部のある程式部でり、05 mm。外質維子部のある原典官でO、 2 mmである。内 部総子部の対向する先端部開士を連続する道路部205 も召内(0、05mm歩)に形式されており、仏迹する 本部件状況をか設する無の打ちはき金型にて打ちはきし 長い製造となっている。 本実元例では外部担子例202 は九伏であるが、これに確定はされない。また、リード フレームタ材として4.2 含まを思いたがこれに発定され ない。展示台までも良い。

[0010] まに、上記宮第六リードフレームの製造方 なを聞も思いて水準に放明する。何々は本貫及代リード フレームを製造した工程を示したものである。えず、4 28± (NI 42%のFe8±) からなる。#20. 2 mmのリードフレーム京賞300を印度し、仮の米面を 飲食年を行い丸く丸井処理した(即え(a)) 杖、リー ドフレールをは300の概要に承先代のレジスト301 モ虫ボレ、たいした。(回り(b))。 太いで、リードフレーム 象材 3 0 0 の単層から所定のパ

クーン紅を用いてレジストの糸足の訳分のみに叙光を行 った後、秋色蛇をし、レジストパターン301人をお成 Lt. (23 (c)) 典レジストとでしば東京応応等収金社会の平方型症状レ

ジスト(PMERレジスト)も世界した。 次いで、レジ ストパターン301人を創業制性単として、57~c. 4.8ボーメの女化学二級水 は起にて、リードフレーム会 料300の無差からスプレイエッチングして、力力力は

の平正区が配でにデモバシリードフレーニモはむした。 (R3 (c)), E2 (b) OU. E2OA)-A2E おける似在区である。このほ、レジストモ水皿したほ。 既体処理を経したは、 原定の医所 (内部は子針分を含む 領域) のみに食メッキ処理を行った。 (B3 (e)) 出、上記リードフレームの旨造工技においては、図で (b) に示すように、厚た部と森内部も形成するため。 **弁郎前子形成面倒からのエッチング (度日) を多く行** い、反対反似からは少なのにエッチング (森社) モ行っ た。また、セメッキに代え、様メッキやパラジウムメッ 10 裏の年田が構られれば良い。 キでも良い。上記のリードフレームの訂正方在は、1ヶ の半導体気圧を作裂するために必要なリードフレーム! グの製造方法であるが、 選不は主意性の表から、リード フレール単はモエッテング加工する様、 即2にポナリー ドフレームを従業者節付けした状態で作品し、上記の工 姓を行う。この場合は、図でに示すの於据での5の一郎 に運移する仲林(都奈していない) モリードフレームの 外側に受けて低付け状態とする。

1

【0011】太に、上記のようにして作者されたリード フレームを思いた。本見明の推荐対止型半温体系度の製 10 適方はの実施例を留にそって放射する。 怒をは、まま施 劉根廷対止型や選件学業の製造工程を示すものである。 困さに糸すようにして作句されたリードフレーム400 の外部電子部402形成器(点面)と対向する裏面に、 ポリイミド系無理化型の地量は単材(チープ)401 (日立化成株式会社型、HM122C) E、400° C. 6 Kg/m' で1. 0 か糸圧撃して貼りつけた(図 4(a))。この状態の平衡国を図5に示す。この後月 ちはき企型405A、4058にて(四4(b))、3(* 南する内部増子質の先は餌を選結する道は詳403と、 その部分の絶替性をは(テープ)401とそれち止い た。 (図4 (c))

大いで、おねりちはとおよび圧を用を型406人、40 6 日を用い、外や部404を含む不質の配分を切り起す (即4(d))と共興に、延祉性者は404そ介して本 将体展子407上にリード部403の急圧早を行った。 (#4 (e))

典。この間4(d)に示す。ほせリードと登場してリー ドフレーム全体を支えているのだお204を含む不量の 部分を切り難しは、智力対正した状に行っても良い。こ (8 の場合には、送水の半層リードフレームを思いたQFP パッケージ等のようにダムバー (名示していない) モゴ けると思い。リードは410モキ品は菓子411へ反似 した彼。ワイヤーチしょにより、中はは気子の気子(パ プド) 411人とリート第410のMIMF410Aと を電気的には対した。(包ィ (1)) その後、原定の金型を果い、エポキシネの資源415で リード第410のガダは子ダ4108のみそ点出させ

で・全井を封止した。(田4(g)) ここでは、背景の主型(日示していない)を思いたが、

しも必要としない。ないで、身出されている方式 以子郎410日上に午田ペーストモスクリーン印刷によ り生布し、半田(ペースト)からなるの民職権616モ 作品し、本見頃の監察力入止型半点体状度を作製した。 (B) ((h)) 鳥。半田からなる方郎見様416の作者は、スクリーン

死之の面(外部電子面)も及しが反対止できれば、ディ

印刷に確定されるものではなく、リフローまたはポッテ イング等でも、色質器など半退は名金との形式に必要な

(00121

【発明の別長】本見朝は、上足のように、 夏なる前段灯 止型申請は裏庭の富泉性化、高麗蛇化が求められる状況 のもと、申请弁供量パッケージサイズにおけるテップの 古有思を上げ。 半級弁禁犯の小型化に対応をせ、 国共基 低への実在都存を症状できる。から、回答基底への実法 正成を向上させることができる温度製造の技術を可能と したものであり、RMに従来のTSOP年の小型パッケ ージに個具であった更なる多ピン化も実現した製作対止 型半課件以前の提供を可能としたものである。

【節節の原準な数制】

【節1】 実施例の複数別人変単級作品値の概略が面面及 び复触性以致

- 【日2】大英帆のリードフレームの平面田
- 【図3】共気外のリードフレームの製造工芸部
- 【節4】実施例の解除対止数年級体験側の製造工能的
- 【即5】 実発的のリードフレームに絶益法を収を知りつ けだ状態の平面図

(符号の改明)


		•
30	100	据数对止型半端体数器
	1 0 1	,华祖传教子
	101A	総子部(パッド部)
	102	リード部
	1 0 2 A	- 内型程子器
	1 0 2 B	外部唯干部
	102C	技能リード部
	103	714
	1,04	地址双电 料
	105	· wbs
40	106	半田(ペースト) からなるガギ
	SH	
	200	ソードフレーム
	2 0 1	内界推干部
	2 0 2	力 部城干部
	2 0 3	ひたリード島
	2 0 4	祖以際
	2 0 '5	ភ ភ ន
	3 0 0	リードフレームまれ
	3 0 1	レジスト

RM # 8 - 1 2 5 0 6 6

3 0 3 A 3 0 3 B 3 0 4 3 0 5 3 0 6 4 0 0 4 0 1	内部項子 E. 方が改字 E. 連な感 まメッキ E. 方 P. B. リードフレーム 地球性をは(テープ)	405A. 405E 406A. 406B 410 410A 410B 410C	10 打ちなを主型 ただけらはをおよび医を原金型 ソードは 内部電子は 外部電子は 機能リード節
		4 1 0 C 4 1 I 4 1 1 A 4 1 5	

(@1)

(02)




EAR BAR 201

.

;

•



Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame

5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

[CLAIMS]

15

20

- A resin encapsulated semiconductor device
 comprising:
 - a semiconductor chip;
 - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
 adhesive interposed between the semiconductor chip and the
 leads, each of the leads including integral portions, that
 is, an inner terminal portion adapted to be electrically
 connected to an associated one of terminals of the
 semiconductor chip, an outer terminal portion extending
 outwardly in a direction orthogonal to the terminal-end
 surface of the semiconductor chip and adapted to be
 connected to an external circuit, and a connecting lead
 portion adapted to connect the inner and outer terminal
 portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of th outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:

- a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
 25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

15

20

25

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

[DETAILED DESCRIPTION OF THE INVENTION]
[FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

.

10

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT DATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of th outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a resin outer encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The same of the same

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

[FUNCTIONS]

5

10

15

20

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the resin above mentioned encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 20

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of In accordance with the present semiconductor devices. invention, it is also possible to fabricate a resin encapsulated semiconductor device having an increased number of pins.

20

25

15

5

10

[EMBODIMENTS]

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings. Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin emcapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. electrode 106 is outwardly protruded from encapsulate 105. The resin encapsulated semiconductor. device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

10

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead The outer terminal portions 102B of the portion 102C. leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

each lead and outwardly exposed from the resin encapsulate

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

mentioned above, the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

10

15

20

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

25

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

a distributed which is a local to a second of

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to conn ct a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an ambodiment of the present invention will described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

[EFFECTS OF THE INVENTION]

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactn ss of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

5

The State of the S